

Caps should be placed close to the U1000 package

Caps should be placed under the U1000 package

Caps should be placed under the U1000 package

Caps should be placed close to the U1000 package

U1000X

AVB1	AVB2	AVB3	AVB4	AVB5	AVB6	AVB7	AVB8	AVB9	AVB10	AVB11	AVB12	AVB13	AVB14	AVB15	AVB16	AVB17	AVB18	AVB19	AVB20	AVB21	AVB22	AVB23	AVB24	AVB25	AVB26	AVB27	AVB28	AVB29	AVB30	AVB31	AVB32	AVB33	AVB34	AVB35	AVB36	AVB37	AVB38	AVB39	AVB40	AVB41	AVB42	AVB43	AVB44	AVB45	AVB46	AVB47	AVB48	AVB49	AVB50	AVB51																																							
AVB12	AVB13	AVB14	AVB15	AVB16	AVB17	AVB18	AVB19	AVB20	AVB21	AVB22	AVB23	AVB24	AVB25	AVB26	AVB27	AVB28	AVB29	AVB30	AVB31	AVB32	AVB33	AVB34	AVB35	AVB36	AVB37	AVB38	AVB39	AVB40	AVB41	AVB42	AVB43	AVB44	AVB45	AVB46	AVB47	AVB48	AVB49	AVB50	AVB51	AVB52	AVB53	AVB54	AVB55	AVB56	AVB57	AVB58	AVB59	AVB60	AVB61	AVB62	AVB63	AVB64	AVB65	AVB66	AVB67	AVB68	AVB69	AVB70	AVB71	AVB72	AVB73	AVB74	AVB75	AVB76	AVB77	AVB78	AVB79	AVB80	AVB81	AVB82	AVB83	AVB84	AVB85	AVB86	AVB87	AVB88	AVB89	AVB90	AVB91	AVB92	AVB93	AVB94	AVB95	AVB96	AVB97	AVB98	AVB99	AVB100	AVB101

U1000X

AVB1	AVB2	AVB3	AVB4	AVB5	AVB6	AVB7	AVB8	AVB9	AVB10	AVB11	AVB12	AVB13	AVB14	AVB15	AVB16	AVB17	AVB18	AVB19	AVB20	AVB21	AVB22	AVB23	AVB24	AVB25	AVB26	AVB27	AVB28	AVB29	AVB30	AVB31	AVB32	AVB33	AVB34	AVB35	AVB36	AVB37	AVB38	AVB39	AVB40	AVB41	AVB42	AVB43	AVB44	AVB45	AVB46	AVB47	AVB48	AVB49	AVB50	AVB51	AVB52	AVB53	AVB54	AVB55	AVB56	AVB57	AVB58	AVB59	AVB60	AVB61	AVB62	AVB63	AVB64	AVB65	AVB66	AVB67	AVB68	AVB69	AVB70	AVB71	AVB72	AVB73	AVB74	AVB75	AVB76	AVB77	AVB78	AVB79	AVB80	AVB81	AVB82	AVB83	AVB84	AVB85	AVB86	AVB87	AVB88	AVB89	AVB90	AVB91	AVB92	AVB93	AVB94	AVB95	AVB96	AVB97	AVB98	AVB99	AVB100	AVB101
------	------	------	------	------	------	------	------	------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	--------	--------

U1000W

AVB1	AVB2	AVB3	AVB4	AVB5	AVB6	AVB7	AVB8	AVB9	AVB10	AVB11	AVB12	AVB13	AVB14	AVB15	AVB16	AVB17	AVB18	AVB19	AVB20	AVB21	AVB22	AVB23	AVB24	AVB25	AVB26	AVB27	AVB28	AVB29	AVB30	AVB31	AVB32	AVB33	AVB34	AVB35	AVB36	AVB37	AVB38	AVB39	AVB40	AVB41	AVB42	AVB43	AVB44	AVB45	AVB46	AVB47	AVB48	AVB49	AVB50	AVB51	AVB52	AVB53	AVB54	AVB55	AVB56	AVB57	AVB58	AVB59	AVB60	AVB61	AVB62	AVB63	AVB64	AVB65	AVB66	AVB67	AVB68	AVB69	AVB70	AVB71	AVB72	AVB73	AVB74	AVB75	AVB76	AVB77	AVB78	AVB79	AVB80	AVB81	AVB82	AVB83	AVB84	AVB85	AVB86	AVB87	AVB88	AVB89	AVB90	AVB91	AVB92	AVB93	AVB94	AVB95	AVB96	AVB97	AVB98	AVB99	AVB100	AVB101
------	------	------	------	------	------	------	------	------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	--------	--------

U1000Y

AVB1	AVB2	AVB3	AVB4	AVB5	AVB6	AVB7	AVB8	AVB9	AVB10	AVB11	AVB12	AVB13	AVB14	AVB15	AVB16	AVB17	AVB18	AVB19	AVB20	AVB21	AVB22	AVB23	AVB24	AVB25	AVB26	AVB27	AVB28	AVB29	AVB30	AVB31	AVB32	AVB33	AVB34	AVB35	AVB36	AVB37	AVB38	AVB39	AVB40	AVB41	AVB42	AVB43	AVB44	AVB45	AVB46	AVB47	AVB48	AVB49	AVB50	AVB51	AVB52	AVB53	AVB54	AVB55	AVB56	AVB57	AVB58	AVB59	AVB60	AVB61	AVB62	AVB63	AVB64	AVB65	AVB66	AVB67	AVB68	AVB69	AVB70	AVB71	AVB72	AVB73	AVB74	AVB75	AVB76	AVB77	AVB78	AVB79	AVB80	AVB81	AVB82	AVB83	AVB84	AVB85	AVB86	AVB87	AVB88	AVB89	AVB90	AVB91	AVB92	AVB93	AVB94	AVB95	AVB96	AVB97	AVB98	AVB99	AVB100	AVB101
------	------	------	------	------	------	------	------	------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	--------	--------

RK3588 BGA1088_23R00X23R00X2R00

RK3588 BGA1088_23R00X23R00X2R00

RK3588 BGA1088_23R00X23R00X2R00

RK3588 BGA1088_23R00X23R00X2R00


COOL-PI www.cool-pi.com

YANYI
Project: COOL-PI-GEMMS


File: <Page name>
Date: Thursday, June 13, 2024
Designed by: Zhangqi
Rev: V1.0
Sheet: 6 of 0

RK3588_E (OSC/PLL/PMUIO1)



Note:
Adjusted the load capacitance according to the crystal specification.
The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.
 $CL = (CL1 + CL2) / (CL1 + CL2) + PCB \text{ strays}$
Total $CL < 12pF$



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package




RK3588_F (PMUIO2)



COOL PI

YANYI www.cool-pi.com


Project:	COOLPI-GENM5
File:	<Page name>
Date:	Thursday, June 13, 2024
Designed by:	Zhangtz
Rev:	V1.0
Reviewed by:	
Sheet:	0 of 0




WCK:DRAM write data strobe for LPDDR5.
 DQS:DRAM data strobe for LPDDR4X/4 or DRAM read strobe(RDQS) for LPDDR5.

DDR Differential Pair:
 80 Ohm +/-10%
 DDR Single:
 40 Ohm +/-10%

DDR FILTER




Hold power of CLK during retention times.
 Sequence:
 VDD-VDDQ_CKE-VDDQ
 VDDQ_LP4/4X_CKE/LP5_CS and RESET.
 lpddr4x=1.1V/lpddr5=1.05V
 VDDQ_CK power for CK.
 LPDDR4/4X=0.6V/LPDDR5=0.5V
 VDDQ Power for DDR IO(except for ck, cke and reset).
 LPDDR4/4X=0.6V/LPDDR5=0.5V




YANYI www.cool-pi.com

Project:	COOLPI-GENM5
File:	<Page name>
Date:	Thursday, June 13, 2024
Designed by:	Zhangtz
Reviewed by:	
Rev:	V1.0
Sheet:	0 of 0

RK3588_C (EMMCIO Domain)



RK3588_D (VCCIO2 Domain)



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package




YANYI		www.cool-pi.com	
Project:	COOLPI-GENM5		
File:	<Page name>		
Date:	Thursday, June 13, 2024	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	
		Sheet:	0 of 0

RK3588_M (TYPEC/DP)

If not used,
Signal:leave floating
Power: leave floating

DP Lane
Swap Off:
Lane0/1/2/3_TXdata mapping to Lane0/1/2/3_TXDP/N
Swap On:
Lane0/1/2/3_TXdata mapping to Lane2/3/0/1_TXDP/N




USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	USB30 x4Lane	DP_TX_Lane0-3
Option3	USB30X2Lane+DPX2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1

RK3588_L (USB2.0 HOST/OTG)

If not used (TYPEC0 USB20_OTG Must used for download)
Signal:leave floating
Power: Must supply power



Note:

The USB20 VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 30K ohm resistor.The VBUSDETpin voltage range <=3.3V.

Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



YANYI www.cool-pi.com


Project:	COOLPI-GENM5	Date:	Thursday, June 13, 2024	Rev:	V1.0
File:	<Page name>	Designed by:	Zhangtz	Reviewed by:	
Sheet:	0 of 0				

RK3588_G (VCCIO1 Domain)




RK3588
BGA1088_23R00X23R00X2R00

RK3588_U (SARADC/OTP)



RK3588
BGA1088_23R00X23R00X2R00

RK3588_H (VCCIO3 Domain)



RK3588
BGA1088_23R00X23R00X2R00

BOOT MODE CONFIG

Item	Rup	Rdown	ADC	VOL	Boot sequence
LEVEL1	DNP	100K	0	0V	USB
LEVEL2	100K	20K	682	0.3V	SD Card-USB
LEVEL3	360K	180K	1365	0.6V	EMMC-USB
LEVEL4	100K	100K	2047	0.9V	FSPI M0-USB
LEVEL5	180K	360K	2730	1.2V	FSPI M1-USB
LEVEL6	20K	100K	3412	1.5V	FSPI M2-USB
LEVEL7	100K	DNP	4095	1.8V	FSPI M2-FSPI M1-FSPI M0-EMMC-SD Card-USB

Note:
Caps between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package



Note:
If BOOT_SARADC_IN0=0V after power-on reset, then system will enter into Maskrom mode.

YANYI www.cool-pi.com

Project:	COOLPI-GENM5		
File:	<Page name>		
Date:	Thursday, June 13, 2024	Rev:	V1.0
Designed by:	Zhangtz	Reviewed by:	
Sheet:	0 of 0		



RK3588_Q/R (MIPI_D/C_PHY0/1)

If not used, Signal: leave floating
Power: leave floating



RK3588_P (MIPI_CSI_RX_PHY)

If not used, Signal: leave floating
Power: leave floating or tie to VSS



COOL PI

YANYI www.cool-pi.com

Project: COOLPI-GENM5

File: <Page name>

Date: Thursday, June 13, 2024

Designed by: Zhangdt





Reviewed by:

Rev: V1.0

Sheet: 0 of 0

RK3588_S (HDMI2.1 TX)



If not used,
Signal:leave floating
Power: Tie to VSS



Note:
The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

RK3588 T (HDMI20 RX)

If not used,
Signal:leave floating
Power: leave floating or tie to VSS



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package




YANYI		www.cool-pi.com	
Project:	COOLPI-GENM5	Rev:	V1.0
File:	<Page name>	Sheet:	0 of 0
Date:	Thursday, June 13, 2024	Designed by:	Zhangtz
Reviewed by:			

RK3588_N (PCIe20)

If not used,
Signal:leave floating
Power: Tie to VSS

CLK Differential Pair:
100 Ohm± 10 %
DATA Differential Pair:
PCIe20: 85 Ohm ± 10 %
SATA30: 100 Ohm ± 10 %




RK3588
BGA1088_23R00X23R00X2R00

RK3588_O (PCIe30)

If not used,
REF CLKP/N: Tie to VSS
Other Signal:leave floating
Power: leave floating or tie to VSS

Note:
Only PCIe30 Controller 0
support RC and EP,Other
controller only support RC
Mode.





RK3588
BGA1088_23R00X23R00X2R00




YANYI www.cool-pi.com

Project:	COOLPI-GENM5		
File:	<Page name>		
Date:	Thursday, June 13, 2024	Rev:	V1.0
Designed by:	Zhangtz	Reviewed by:	
Sheet:	0	of	0


RK3588_J (VCCIO5 Domain)



RK3588_K (VCCIO6 Domain)



RK3588_I (VCCIO4 Domain)





Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package.


COOL PI
www.cool-pi.com
Project: COOLPI-GEMMS
File: <Page name>
Date: Thursday, June 13, 2024
Designed by: Zhangqi (Reviewed by:)
Rev: V1.0
Sheet: 6 of 0

PMIC RK806-1 BUCK


- << PMIC_SPI_CS
- << PMIC_SPI_MOSI
- << PMIC_SPI_CLK
- << PMIC_PWR_CTRL1
- << PMIC_PWR_CTRL2
- << PMIC_PWR_CTRL3
- << PMIC_INT_I
- << RESET_I
- << PWRON_I
- << PMIC_EXT_EM_OUT
- << PMIC_VDC
- << GP100_CS



PMIC RK806-1 Management




PMIC RK806-1 LDO




>>>VSEL2 BIG
 >>>VSEL3 NPU
 >>>VSEL6 BIG
 >>>I2C2_SCL_M0
 >>>I2C2_SDA_M0
 >>>I2C0_SCL_M2
 >>>I2C0_SDA_M2
 >>>RK860_PWREN_B



VDD_CPU_BIG0










VDD_CPU_BIG1



VDD_NPU



LPDDR4/4X



COOL-PI

YANYI www.cool-pi.com





Project: COOLPI-GENMS

File: <Page name>

Date: Thursday, June 13, 2024 Rev: V1.0

Designed by: Zhangc Reviewed by: Sheel Sheet: 0 of 6


eMMC Flash



YANYI		www.cool-pi.com	
Project:	COOLPI-GENM5		
File:	<Page name>		
Date:	Thursday, June 13, 2024	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	0 of 0		





CODEC ES8388

<< I2C7_SDA_M0_CODEC
 >> I2C7_SCL_M0_CODEC
 >> I2S0_MCLK
 >> I2S0_SCLK_TX
 >> I2S0_LRCK_TX
 >> I2S0_SDO0
 >> I2S0_SDI0
 << SARADC_VIN3_HP_HOOK




YANYI		www.cool-pi.com	
Project:	COOLPI-GENM5		
File:	<Page name>		
Date:	Thursday, June 13, 2024	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	0 of 0



PCIE TO RJ45







CKXTAL1(I): Input of 25Mhz Clock Reference.
 CKXTAL2(IO): Input of External Clock Source
 Output of 25Mhz Clock Reference.



RTL8111HS: Switching Regulator 1.0V Output.
 RTL8111H: LDO Regulator 1.0V Output.



LANWAKEB: Power Management Event (Open Drain; Active Low, 1.8V/3.3V compatible input/output mode)
 ISOLATEB: Isolate Pin (Active Low, 1.8V/3.3V compatible input) Used to isolate the RTL8111HS from the PCI Express bus, The RTL8111HS will not drive its PCI Express input as long as the Isolate pin is asserted.



YT6801S=Q65&Q66 RTL8111HS =R7027&R7028&R7023&R7025



YANYI www.cool-pi.com

Project:	COOLPI-GENM5		
File:	<Page name>		
Date:	Thursday, June 13, 2024	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	0 of 0		



RGMII TO RJ45

- >>> GMACO_TXD0
- >>> GMACO_TXD1
- >>> GMACO_TXD2
- >>> GMACO_TXD3
- >>> GMACO_TXEN
- >>> GMACO_TXCLK

- >>> GMACO_RXD0
- >>> GMACO_RXD1
- >>> GMACO_RXD2
- >>> GMACO_RXD3
- >>> GMACO_RXDV_CRS
- >>> GMACO_RXCLK


- >>> ETH0_REFCLKO_25M
- >>> GMACO_MCLKINOUT

- >>> GMACO_MDC
- >>> GMACO_MDIO
- >>> GMACO_RSTn_L



VCCIO_PHY0=3.3V	DNP	22R	Default
VCCIO_PHY0=1.8V	120R	100R	

- >>> PHY0_MDIO3-
- >>> PHY0_MDIO3+
- >>> PHY0_MDIO2-
- >>> PHY0_MDIO2+
- >>> PHY0_MDIO1-
- >>> PHY0_MDIO1+
- >>> PHY0_MDIO0-
- >>> PHY0_MDIO0+
- >>> PHY0_LED1/CFG_LD00
- >>> PHY0_LED2/CFG_LD01
- >>> PHY0_LED2_ACT_H




VCC_PHY0_IO Voltage Config

RGMII Power Source	CFG_EXT	CFG_LD0[1:0]	
External 3.3V	1'b1	2'b00	1: External Power Source for IO pad. 0: Integrated LDO for IO pad
External 1.8V	1'b1	2'b10	Pull down to use the integrated LDO to transform the desired voltage for the IO pad.
Internal 1.8V (default)	1'b0	2'b10	Pull up to use the external power source for the IO pad.



PHY Address Config

PHY Address	PHYAD[2:0]
1 (default)	3'b001









Pull-up for additional 2ns delay to RXC for data latching

YT8531H=H RTL8211F=L

Pull-up for additional 2ns delay to TXC for data latching



Pull-up to disable PLL @ ALDPS mode(Low power mode)



COOL PI

YANYI www.cool-pi.com

Project:	COOLPI-GENM5
File:	<Page name>
Date:	Thursday, June 13, 2024
Designed by:	Rzf
Reviewed by:	Default
Rev:	V1.0
Sheet:	0 of 0